ABSTRACT This paper presents a high-efficiency CMOS rectifier based on an improved dynamic threshold reduction technique (DTR). The proposed DTR consists of a clamper circuit that biases the gates of pMOS diode switches through a capacitor and diode-connected pMOS transistor. The clamper is used to insert a negative dc level to the input RF signal; therefore, more negative RF signal can be obtained to bias the gates of the main rectifying pMOS devices during its conduction phase. This mechanism reduces the threshold voltage of the main pMOS transistors and increases their sensitivity to the RF input signal. The proposed rectifier is implemented in a 0.18-µm CMOS technology and tested. The measurement shows a peak power conversion efficiency of 86% and an output voltage of 0.52 V at an input power of −16.5 dBm and an input frequency of 402 MHz. The core area of chip excluding measurement pads is 0.024 mm 2 .
I. INTRODUCTION
The applications of wireless power transfer as RFIDs, biomedical devices, and wireless sensor networks have greatly attracted the attention from academia and industry [1] . There are two common types of wireless power techniques, radiated (far-field technique) [2] , [3] and non-radiated (nearfield technique) [4] , [5] . In far-field wireless power transfer, the power is transferred in longer distances through electromagnetic radiation like a laser beam or microwaves, such as wireless powered drone aircraft and solar power satellite. Near-field wireless power transfer (WPT) systems become popular as they are safe and provide high efficiency for short and mid-range applications. Near-field WPT systems work through transferring power either by employing inductive coupling coils, or capacitive coupling electrodes through a magnetic field, or electric field, respectively, for short distance. The near-field type applications are widely found in our daily life, such as wireless toothbrush charger, wirelessly charged cars, implantable medical devices like implanted hearing-aid, heart pacemakers, and blood flow monitor, and radio frequency identification (RFID) tags. RF energy harvesting is one of the conventional methods of wireless power extraction. A rectifier is the main block in the RF energy harvesting system that converts a received RF energy into DC power. Therefore, various types of rectifier topologies in Complementary Metal-Oxide Semiconductor (CMOS) technology have been proposed [1] , [6] - [24] .
The rectifier's power conversion efficiency (PCE) at low input power is a dominant factor of the RF energy harvesting systems [7] . As the RF energy available in the environment is very weak, designing a rectifier of high PCE at very low input power is a major challenge in CMOS technology due to the power dissipated because of the threshold voltage [6] , [7] . Different schemes were proposed to reduce the effect of threshold voltage required to turn on the rectifying transistors [6] - [18] . Some of these techniques control the threshold voltage using the body effect [8] , [10] . Other techniques compensate the threshold voltage by applying an external driving circuit to the gate of the switching transistors [6] , [7] , [12] - [17] .
The objective of this research is to improve the sensitivity, and the PCE of the CMOS rectifier to be suitable for ultra-low power requirements needed for applications such as biomedical electronic devices [19] , and RFIDs. This goal is achieved by applying a dynamic threshold reduction (DTR) technique by gate biasing of the PMOS switches with an external clamper circuit. This clamper circuit is biased from the RF signal, then generates the RF signal shifted by a negative DC voltage that used to turn-on the main rectifying PMOS switches. This technique mitigates the threshold voltage effect of the PMOS rectifying devices. Hence, the dynamic power dissipated by the rectifying devices during their on-state is decreased. Consequently, the rectifier can operate at lower input power with improved PCE and higher voltage conversion ratio (VCR).
Another approach using bootstrapping circuit technique to reduce the threshold voltage of rectifying PMOS transistors was proposed [12] . In this technique, the output DC voltage is used to reduce the threshold voltage effect of rectifying PMOS transistors where the bootstrapping capacitor is charged up from the DC output voltage via another diodeconnected transistor. The charges stored on this bootstrapping capacitor are then simultaneously applied to the gate of the main rectifying PMOS transistor. In contrast to the proposed DTR rectifier; the bootstrapping capacitor is charged up directly from the RF input power which decreased to more negative value by a clamper circuit and used to bias the rectifying PMOS switches. This technique [12] requires high voltage, and much higher RF input power than the proposed rectifier. Besides, the bootstrapping technique is restricted to low operating frequencies up to 60 MHz, and requires a large die area about 25 times of this work. This paper is organized as follows: Section II describes the proposed full-wave rectifier design. Section III shows the proposed device's measurement setup and results. Finally, conclusions are presented in Section IV.
II. PROPOSED RECTIFIER DESIGN
In this work, we utilize a threshold reduction technique that alleviates the impact of turning on the PMOS transistors of the conventional differential drive rectifier (DDR) [20] with low input power to achieve high efficiency and sensitivity. The basic concept of the proposed PMOS rectifier depends on using a bootstrapping clamper circuit to bias the gates of PMOS rectifying devices. This clamper circuit consists of a capacitor and diode-connected PMOS transistor as shown in Fig. 1 . The clamper circuit gives more negative gate voltage for each PMOS switch during the on-state, and a positive gate voltage during the off-state. In consequence, the rectifier turns-on at lower input power than the conventional one. The operation principle of the proposed rectifier was developed in [21] . In this paper, the design challenges of the proposed bootstrapping circuit in [21] are treated. The pulled current from the RF generator passing through the clamper circuit should be minimum to enable the rectifier working almost at the total input power. Hence, the equivalent onstate resistance R on of the MOS device used in the clamper circuit should be large. This is possible by utilizing diodeconnected PMOS type transistor, which has larger on-state resistance than that of the NMOS type. The rectifier operation description during one period of the input voltage is shown in Fig. 2 . The coupling capacitor C c1 will charge during the negative half cycle of the input voltage to V Cc1 as given in (1) .
The bootstrapping capacitor C p2 will charge in the on-state of the diode transistor M 2 , at the positive half cycle of the input voltage to V Cp2 as indicated in (2) . [20] , and the proposed rectifier are compared over one period of the input signal voltage. The gate bias voltages of PMOS transistor M p2 and NMOS transistor M n2 of the conventional rectifier [20] , are equal as shown by (3) for the positive half cycle, and by (4) for the negative half cycle of the input voltage respectively. When, V p > 0, M p2 is off, and M n2 is on:
When, V p < 0, M p2 is on, and M n2 is off:
The gate voltages of the transistors M p2 and M n2 of the proposed rectifier are illustrated in (5) , and in (6) respectively in the positive half cycle. It is notable that the NMOS transistor M n2 conducts with gate bias voltage higher than its threshold value. At the same time, the PMOS transistor M p2 is off because of its positive gate voltage.
When, V p > 0, M p2 is off, and M n2 is on:
The gate bias voltages of the same transistors M p2 and M n2 are analyzed in the negative half cycle of the input voltage as indicated in (7) and (8) respectively.
When, V p < 0, M p2 is on, and M n2 is off: It is clear that the gate bias voltage of the PMOS transistor M p2 of the proposed rectifier becomes more negative than its corresponding value of the conventional rectifier [20] , and hence conducts with a lower input voltage. Consequently, a higher PCE at low RF input power can be obtained by the proposed rectifier.
The DC output voltage (V out ) achieved by the proposed rectifier is given by (9) . The other half circuit (consisting of C c2 , C p1 , M 1 , M n1 , and M p1 ) will operate in the same manner and gives the same value of the output voltage. The body terminals of all transistors are connected to the source terminals in order to avoid the bulk effect.
III. MEASUREMENT AND DISCUSSION

A. CHIP IMPLEMENTATION AND MEASUREMENT SETUP
The proposed rectifier is implemented and fabricated in 0.18 µm CMOS technology. The RF measurements are carried out using Agilent's vector network analyzer (N5222A) with a single tone of 402 MHz frequency as one of medical implantable communication service band (MICS) at sweeping input power levels and a digital voltmeter to record the output DC voltage. Cable calibration has been done to measure the input reflection coefficient |S 11 | under test. The net input power levels have been calculated after subtracting the reflection and transmission losses.
An off-chip parallel resistor and capacitor load is connected to the DC output terminal to emulate the DC output voltage. The measurement setup is shown in Fig. 5 . A MiniCircuits' coaxial RF power splitter/combiner (2 Way-180 • 50 , 50 to 1000 MHz) is utilized to convert the RF singleended signal into a differential signal. The coupling capacitors (C c1 , C c2 ) are placed off chip, and each has a value of 21 pF. 
B. MEASUREMENT RESULTS
The performance of the proposed rectifier is taken in terms of the PCE and the output DC voltage versus the RF input power in dBm. The rectifier was driven by a 402 MHz single tone, while loaded with a 10 k load resistor which is an optimal load for this design. The PCE of the rectifier is measured after excluding the reflection and transmission losses using the following equations (10) to (13) [7] , [22] , [23] .
P Rect(dBm) = P Splitter(dBm) − IL dB (13) Where P out is the DC output power of the rectifier. V out is the measured DC output voltage. P Rect is actual input power delivered to the rectifier. P S is the single-ended RF power output from the VNA port. P splitter is the actual input power of the splitter. IL is the insertion loss due to the connections from the signal source to the rectifier. The difference of performance between the proposed rectifier and the NMOS rectifier [21] is illustrated in Fig. 6 . The PMOS rectifier achieved a measured peak PCE of 86%; while, the maximum PCE of NMOS rectifier [21] was 83%. The PCE of the NMOS rectifier is decreased and moved to the left at lower input power than the PMOS rectifier. This is because the carrier mobility difference between the NMOS and PMOS diode-connected transistors. Therefore, the equivalent on resistance of the external tansistors (M 1 , M 2 ) of the PMOS rectifier is higher than that of the NMOS rectifier. Therefore, the bootstrapped circuit built by PMOS VOLUME 6, 2018 transistors will draw small current and low power which makes the input power losses smaller and the PCE higher.
The performance of the proposed PMOS rectifier is also measured at 953 MHz input signal where ultra-high frequency (UHF) RFIDs utilize the UHF band (860-960) MHz [20] , with 10 k load as shown in Fig. 7 . The measured PCE is computed 70% at RF input power of −16.8 dBm. All rectifiers are non-linear system. The input impedance of a rectifier circuit is a function of input power and input signal frequency. On the other hand, the output impedance of input signal source (at a measurement system) is almost a constant. Thus, the peak PEC of a rectifier depends on the input power and input signal frequency. As the input frequency increases, the parasitic resistance caused by all the metal paths will also increase due to the skin effect. This leads the phenomenon that the peak PEC of the proposed rectifier decreased with increasing the input signal frequency.
The basic circuit of the proposed PMOS rectifier without DTR is similar to the previously proposed CMOS rectifier [20] , hence the PCE of the proposed rectifier with DTR technique is compared to the conventional rectifier [20] without DTR technique at 402 MHz and 953 MHz as shown in Fig. 8 . As we did not fabricate the proposed rectifier without DTR, the comparison is made with simulation results only. The proposed DTR rectifier achieves 88% at −15 dBm and 73% at −14.8 dBm at 402 MHz and 953 MHz respectively. While the rectifier [20] without DTR results 72% at −12.55 dBm and 68% at −12.5 dBm at 402 MHz and 953 MHz respectively. However, the measured PCE of proposed rectifier is 70% at 953 MHz which is 16% lesser than that of the same circuit at 402 MHz but still demonstrates the superiority of the proposed DTR even at 953 MHz compared to the rectifier without DTR [20] . To discuss the performance of the fabricated rectifier compared to other published designs, a figure of merit (FoM) is proposed as given by (14) . It can exactly evaluate various rectifiers' performance in different frequency bands by frequency normalization to a normalized value (f 0 ), for instance, f 0 = 5 MHz. Higher FoM implies better rectifier performance at lower RF input power and minimum number of stages (N).
VCR is the voltage conversion ratio, which defined as the ratio of the average output voltage to the peak AC input voltage [24] . Performance summary and comparison with other designs are shown in Table 1 . It is noted that the proposed rectifier achieved higher FoM compared to other published state-ofthe-art works.
The design presented in [18] has good PCE because it relys on two techniques to improve the rectifier performance, one is ''Threshold voltage compensation'', and the other is ''Leakage current reduction''. Even though, it doesn't provide any experimental proof and it has also large numbers of MOS transistors so that the die area is almost three times of our proposed circuit. Furthermore, it also requires very high RF input power to operate satisfactory.
IV. CONCLUSIONS
An improved dynamic threshold reduction technique to improve the PCE of a full-wave rectifier topology at very low input RF power using PMOS transistors is proposed. The proposed rectifier has been fabricated using 0.18 µm CMOS technology. The measurement results shows a significant enhancement in PCE at 402 MHz and 953 MHz input frequency, it achieved PCE 86% and 70% at 402 MHz and 953 MHz input frequency respectively. Moreover, the core area of chip excluding pads is 0.024 mm 2 , which is almost 50% smaller than that of the previously proposed rectifier [17] . The FoM of the proposed rectifier is 1.327 which is the highest among the rectifiers so far proposed in CMOS technology.
